registrieren | anmelden | FAQ      [?] 
Recent | Unread | Search | Authors | Tags | Export

nathalies library [140 articles]

Neue Artikel in nathalies Bibliothek.
  • The "quiet" state-a new approach to low-power multiplier design
    Signals, Systems and Computers, 2003. Conference Record of the Thirty-Seventh Asilomar Conference on, Vol. 2 (2003), pp. 2222-2226 Vol.2.
    by N Mallios, N Burgess
    posted to activity arithmetic for_thesis multiplier power by nathalie on 2006-10-02 05:07:12 as **
  • Wordlength as an Architectural Parameter for Reconfigurable Computing Devices
    (2002), pp. 667-676.
    by Tony Stansfield
    posted to architecture area arithmetic for_thesis fpga lut reconfigurable_computing routing by nathalie on 2006-09-05 06:44:28 as **
  • Virtual Embedded Blocks: A Methodology for Evaluating Embedded Elements in FPGAs
    (2006)
    by CH Ho, PHW Leong, W Luk, SJE Wilton, S Lopez-Buedo
    posted to adder architecture arithmetic benchmarks dsp embedded floating_point for_thesis multiplier performance xilinx by nathalie on 2006-09-04 20:29:58 as **
  • Design Techniques to Reduce Power Consumption
    XCell Jornal (Quarter 3 2005)
    by Arthur Yang
    posted to for_thesis fpga power power_estimation xilinx by nathalie on 2006-09-02 01:01:20 as ** along with 1 person ceegrs2
  • Power-aware Technology Mapping for LUT-based FPGAs
    Field-Programmable Technology, 2002. (FPT). Proceedings. 2002 IEEE International Conference on (2002), pp. 211-218.
    by JH Anderson, FN Najm
    posted to activity algorithms for_thesis fpl_paper fpt_paper logic_synthesis lut power power_estimation probability technology_mapping xilinx by nathalie on 2006-09-01 06:55:25 as ** along with 1 person ceegrs2
  • Dynamic Voltage Scaling for Commercial FPGAs
    Proceedings of the 2005 IEEE International Conference on Field-Programmable Technology (2005), pp. 173-180.
    by CT Chow, LSM Tsui, PHW Leong, W Luk, SJE Wilton
    posted to altera architecture for_thesis fpga fpl_paper fpt_paper power power_estimation vlsi xilinx by nathalie on 2006-09-01 06:46:27 as ** along with 2 people reactgary ceegrs2
  • Power-aware RAM Mapping for FPGA Embedded Memory Blocks
    (2006), pp. 189-198.
    by Russell Tessier, Vaughn Betz, David Neto, Thiagaraja Gopalsamy
    posted to activity algorithms altera for_thesis fpga logic_synthesis memory power by nathalie on 2006-09-01 05:55:51 as ** along with 1 person ceegrs2
  • Measuring the Gap Between FPGAs and ASICs
    (2006), pp. 21-30.
    by Ian Kuon, Jonathan Rose
    posted to altera area asic benchmarks for_thesis fpga leakage performance power xilinx by nathalie on 2006-09-01 05:24:19 as ** along with 2 people JonsonXP ceegrs2
  • A 90nm Low-power FPGA for Battery-powered Applications
    (2006), pp. 3-11.
    by Tim Tuan, Sean Kao, Arif Rahman, Satyaki Das, Steve Trimberger
    posted to architecture for_thesis fpga leakage power xilinx by nathalie on 2006-09-01 05:17:34 as ** along with 1 person ceegrs2
  • FPGA Power Reduction Using Configurable Dual-Vdd
    Design Automation Conference, 2004. Proceedings. 41st (2004), pp. 735-740.
    by Fei Li, Yan Lin, Lei He
    posted to architecture for_thesis fpga leakage power spice vlsi by nathalie on 2006-09-01 04:59:15 as ** along with 1 person ceegrs2
  • notes Active Leakage Power Optimization for FPGAs
    IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Vol. 25, No. 3. (2006), pp. 423-437.
    by JH Anderson, FN Najm
    posted to algorithms for_thesis fpga leakage lut power xilinx by nathalie on 2006-09-01 02:18:26 as ** along with 1 person ceegrs2
  • The Design of a Low Energy FPGA
    Low Power Electronics and Design, 1999. Proceedings. 1999 International Symposium on (1999), pp. 188-193.
    by V George, Hui Zhang, J Rabaey
    posted to architecture for_thesis fpga interconnect lut power power_estimation power_measurement routing xilinx by nathalie on 2006-09-01 01:45:28 as **
  • Low-power High-level Synthesis for FPGA Architectures
    Low Power Electronics and Design, 2003. ISLPED '03. Proceedings of the 2003 International Symposium on (2003), pp. 134-139.
    by Deming Chen, J Cong, Yiping Fan
    posted to activity fpga interconnect power power_estimation synthesis by nathalie on 2006-09-01 01:34:03 as **
  • Power Estimation Techniques for FPGAs
    IEEE Transactions on Very Large Scale Integration (VLSI) Systems, Vol. 12, No. 10. (2004), pp. 1015-1027.
    by JH Anderson, FN Najm
    posted to activity for_thesis fpga interconnect power power_estimation vlsi xilinx by nathalie on 2006-09-01 01:12:59 as ** along with 1 person ceegrs2
  • There is Life Left in ASICs
    (2003), pp. 48-50.
    by Leon Stok, John Cohn
    posted to asic for_thesis fpga power vlsi by nathalie on 2006-09-01 01:05:13 as ** along with 1 person ceegrs2
  • Practical Low Power Digital VLSI Design
    (01 August 1997)
    by Gary K Yeap
    posted to activity for_thesis lag_one power power_estimation probability transition_density vlsi by nathalie on 2006-08-31 00:49:32 as **
  • Low Power CMOS Circuits: Technology, Logic Design and CAD Tools
    (2006)
    edited by Christian Piguet
    posted to arithmetic digital_logic for_thesis power power_estimation vlsi by nathalie on 2006-08-31 00:46:09 as **
  • Switching Activity Analysis Considering Spatioternporal Correlations
    Computer-Aided Design, 1994., IEEE/ACM International Conference on (1994), pp. 294-299.
    by R Marculescu, D Marculescu, M Pedram
    posted to activity for_thesis lag_one power power_estimation probability transition_density by nathalie on 2006-08-31 00:26:37 as **
  • Interactive SPICE User Guide
    by T Quarles, D Pederson, R Newton, A Sangiovanni-Vincentelli, Christopher Wayne
    posted to for_thesis spice by nathalie on 2006-08-30 05:32:28 as **
  • A survey of power estimation techniques in VLSI circuits
    Very Large Scale Integration (VLSI) Systems, IEEE Transactions on, Vol. 2, No. 4. (1994), pp. 446-455.
    by FN Najm
    posted to vlsi for_thesis power power_estimation printed probability by nathalie on 2006-08-30 04:23:09 as read along with 1 person ceegrs2
  • Fundamentals of Digital Logic with Verilog Design
    (20 August 2002)
    by Stephen Brown, Zvonko Vranesic
    posted to altera digital_logic for_thesis fpga by nathalie on 2006-08-29 06:31:28 as **
  • Directional and single-driver wires in FPGA interconnect
    Field-Programmable Technology, 2004. Proceedings. 2004 IEEE International Conference on (2004), pp. 41-48.
    by G Lemieux, E Lee, M Tom, A Yu
    posted to altera architecture for_thesis fpga interconnect routing xilinx by nathalie on 2006-08-28 04:10:16 as **
  • Field-Programmable Gate Array Architectures
    (2006)
    by Steven JE Wilton, Nathalie, Scott Chin, Kara KW Poon
    edited by C Alpert, D Mehta, S Sapatnekar
    posted to architecture coarse_grained_architectures for_thesis fpga interconnect lut memory by nathalie on 2006-08-28 01:32:46 as **
  • Berkeley Logic Interchange Format
    (6 September 1996)
    posted to for_thesis fpga placement power_estimation by nathalie on 2006-08-11 23:41:45 as **
  • HHVPR Manual
    (18 July 2005)
    by SJE Wilton
    posted to architecture arithmetic dsp for_thesis memory multiplier power power_estimation printed by nathalie on 2006-08-11 23:28:30 as read
  • A New Switch Block for Segmented FPGAs
    (1999), pp. 274-281.
    by Imran M Masud, Steven JE Wilton
    posted to architecture for_thesis fpga interconnect routing by nathalie on 2006-08-11 06:24:42 as **
  • Universal switch modules for FPGA design
    ACM Trans. Des. Autom. Electron. Syst., Vol. 1, No. 1. (January 1996), pp. 80-101.
    by Yao-Wen Chang, DF Wong, CK Wong
    posted to architecture for_thesis fpga interconnect routing by nathalie on 2006-08-11 06:21:38 as **
  • Architectures and Algorithms for Field-Programmable Gate Arrays with Embedded Memory
    (1997)
    by SJE Wilton
    posted to algorithms architecture fpga memory by nathalie on 2006-08-11 06:18:29 as **
  • On two-step routing for FPGAS
    (1997), pp. 60-66.
    by Guy GF Lemieux, Stephen D Brown, Daniel Vranesic
    posted to architecture for_thesis interconnect routing xilinx by nathalie on 2006-08-11 06:12:00 as **
  • A new generation of digital VLSI CAD tools based on probability
    System Theory, 1995., Proceedings of the Twenty-Seventh Southeastern Symposium on (1995), pp. 348-352.
    by N Abdallah, J Dunoyer, PB Sabet
    posted to actel for_thesis printed probability transition_density vlsi by nathalie on 2006-08-11 00:27:04 as **
  • Transition density: a new measure of activity in digital circuits
    Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on, Vol. 12, No. 2. (1993), pp. 310-323.
    by FN Najm
    posted to activity for_thesis fpl_paper fpt_paper power_estimation printed transition_density vlsi by nathalie on 2006-07-06 19:31:29 as **
  • The Impact of Pipelining on Energy per Operation in Field-Programmable Gate Arrays
    (August 2004), pp. 719-728.
    by SJE Wilton, SS Ang, W Luk
    posted to for_thesis fpga fpl_paper pipelined power by nathalie on 2006-06-26 23:10:49 as ** along with 1 person ceegrs2
  • Activity Estimation For Field-Programmable Gate Arrays
    (August 2006)
    by J Lamoureux, SJE Wilton
    posted to activity for_thesis fpl_paper fpt_paper power_estimation by nathalie on 2006-06-23 18:26:30 as ***
  • SIS: A system for sequential circuit synthesis
    (1992)
    by EM Sentovich, KJ Singh, L Lavagno, C Moon, R Murgai, A Saldanha, H Savoj, PR Stephan, RK Brayton, Sangiovanni A Vincentelli
    posted to for_thesis fpl_paper fpt_paper logic_synthesis synthesis vlsi by nathalie on 2006-06-20 23:21:57 as **
  • notes The RAW benchmark suite: computation structures for general purpose computing
    FPGAs for Custom Computing Machines, 1997. Proceedings., The 5th Annual IEEE Symposium on (1997), pp. 134-143.
    by J Babb, M Frank, V Lee, E Waingold, R Barua, M Taylor, J Kim, S Devabhaktuni, A Agarwal
    posted to architecture benchmarks for_thesis fpga fpt_paper integer matrix reconfigurable_computing by nathalie on 2006-05-16 23:44:16 as **
  • Wormhole run-time reconfiguration
    (1997), pp. 79-85.
    by Ray Bittner, Peter Athanas
    posted to architecture floating_point fpga multiplier printed reconfigurable_computing runtime_reconfig by nathalie on 2006-04-30 23:42:42 as read
  • Power modeling and characteristics of field programmable gate arrays
    Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on, Vol. 24, No. 11. (2005), pp. 1712-1724.
    by Fei Li, Y Lin, Lei He, Deming Chen, J Cong
    posted to for_thesis fpga power power_estimation printed by nathalie on 2006-04-27 19:43:42 as ***** along with 1 person ceegrs2
  • PowerPlay Power Analyzer
    Vol. 3 (October 2005)
    by Altera
    posted to altera for_thesis fpga power power_estimation by nathalie on 2006-04-27 18:59:47 as **
  • notes Xilinx Development System Reference Guide 8.1i
    (09 December 2005)
    by Xilinx
    posted to for_thesis fpga power_estimation xilinx by nathalie on 2006-04-27 18:37:44 as **
  • PowerPlay Early Power Estimator User Guide for Stratix, Stratix GX, and Cyclone FPGAs
    (October 2005)
    by Altera
    posted to altera for_thesis fpga power power_estimation by nathalie on 2006-04-27 17:29:48 as **
  • PowerPlay Early Power Estimator User Guide for Stratix II, Stratix II GX and Hardcopy II
    (December 2005)
    by Altera
    posted to altera for_thesis fpga power power_estimation by nathalie on 2006-04-27 17:19:10 as **
  • notes Xilinx Web Power Tools
    (27 April 2006)
    by Xilinx
    posted to for_thesis fpga power power_estimation xilinx by nathalie on 2006-04-27 16:57:28 as **
  • notes Virtex-4 XPower - Early Power Estimator v8.1
    (27 April 2006)
    by Xilinx
    posted to for_thesis fpga power_estimation xilinx by nathalie on 2006-04-27 16:11:12 as **
  • Stratix II Device Handbook
    (2005)
    by Altera
    posted to altera for_thesis fpga by nathalie on 2006-04-27 15:34:49 as **
  • UG070: Virtex-4 User Guide
    (March 2006)
    by Xilinx
    posted to for_thesis fpga xilinx by nathalie on 2006-04-27 04:01:42 as **
  • Architecture of field-programmable gate arrays
    Proceedings of the IEEE, Vol. 81, No. 7. (1993), pp. 1013-1029.
    by J Rose, El, A Sangiovanni-Vincentelli
    posted to architecture for_thesis fpga by nathalie on 2006-04-25 23:33:19 as **
  • Power Estimation for Field Programmable Gate Arrays
    (August 2002)
    by Kara K Poon
    posted to for_thesis fpga power power_estimation by nathalie on 2006-04-25 22:00:08 as **
  • Architecture and CAD for Deep-Submicron FPGAs (The International Series in Engineering and Computer Science)
    (31 March 1999)
    by Vaughn Betz, Jonathan Rose, Alexander Marquardt
    posted to architecture for_thesis fpga placement routing by nathalie on 2006-04-25 18:34:18 as ** along with 1 person JonsonXP
  • Theoretical Analysis of Word-Level Switching Activity in the Presence of Glitching and Correlation
    (1999)
    by Janardhan H Satyanarayana, Keshab K Parhi
    posted to arithmetic dsp for_thesis multiplier power power_estimation by nathalie on 2006-04-18 16:58:07 as **
  • Information theoretic measures for power analysis [logic design]
    Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on, Vol. 15, No. 6. (1996), pp. 599-610.
    by D Marculescu, R Marculescu, M Pedram
    posted to for_thesis fpl_paper power power_estimation printed by nathalie on 2006-03-11 07:01:07 as **
    • Bemerkung: Sie können diese Seite wie folgt zitieren: http://www.citeulike.org/user/nathalie

    Result page: 1 2 3 Next RIS BibTeX RSS
    CiteULike organises scholarly (or academic) papers or literature and provides bibliographic (which means it makes bibliographies) for universities and higher education establishments. It helps undergraduates and postgraduates. People studying for PhDs or in postdoctoral (postdoc) positions. The service is similar in scope to EndNote or RefWorks or any other reference manager like BibTeX, but it is a social bookmarking service for scientists and humanities researchers.